Design of an energy-efficient CNFET Full Adder Cell

Arezoo Taeb¹, Keivan Navi², MohammadReza Taheri³ and Ali Zakerolhoseini²

¹Department of Computer, Science and Research Branch, Islamic Azad University, Tehran, Iran.

²Faculty of Electrical and Computer Engineering, Shahid Beheshti University, GC, Tehran, Iran.

³Microelectronic Laboratory of Shahid Beheshti University, GC, Tehran, Iran.

Abstract

In this paper by using the carbon nanotube field effect transistor (CNFET), which is a promising alternative for the MOSFET transistor, two novel energy-efficient Full Adders are proposed. The proposed Full Adders show full swing logic and strong output drivability. The first design uses eight transistors and nine capacitors and the second design utilizes three capacitors less than the first design. Simulations, carried out using HSPICE based on the Stanford University CNFET model at 0.6V and 0.9V supply voltages, demonstrate the efficiency of type proposed circuit parameters such as delay, power and power-delay product.

Keywords: Full Adder, Carbon NanoTube, CNFET, high performance, low power, Nanoelectronic.

1. Introduction

As one of the major part of the arithmetic unit, Full Adders have a crucial role in speed and power consumption of the *VLSI* systems, because the Full Adders are used in most of the calculative and non-calculative applications. For instance, calculative operations such as multiplying, division and subtraction are performed by full adders and even for producing the memory address, Full Adders are used. As a result, designing a Full Adder with low power consumption, high speed operation and capability of producing a couple of *SUM-Cout* functions is of great important.

Formerly, the most efficient full adders have been designed using CMOS technology. However, as the dimensions decreased to nano ranges, designing digital circuits using CMOS technology faced many difficulties such as leakage current in short channel nanometer transistors. It has several types, such as reverse biased diode leakage, subthreshold leakage, gate oxide tunneling current, hot carrier gate current, gate induced drain leakage and channel punch-through current [1-4]. For instance, as the gate oxide tunneling current have reverse relation with gate oxide thickness, the thickness of dioxide can be increased, but this will lead to a decrease in the gate capacitor and consequently reduce the drain current, which leads to less driving and longer delay. In addition, more concern for changing and controlling Vt (threshold

voltage) is also required in recent designs. However, changing Vt in CMOS technology is not easy. These challenges lead the researchers towards working on the emerging technologies such as Quantum-dot Cellular Automata (QCA), Nanowire transistors and Carbon Nanotube Field Effect Transistors (CNFET) as the substitutions for the conventional CMOS technology [5]. *CNFET* is the most appropriate successor technology for the classical CMOS technology among the other technologies, because CNFET transistors have similar functions to the CMOS transistors and I-V characteristics of CNFET transistors are like CMOS transistor. As a result, all of the designed infrastructures of the CMOS technology like DPL, CAP-Inverter, CCMOS, Bridge CMOS and etc. can be utilized again. Moreover, Vt in nand p transistors can be easily changed in CNFET technology and in contrast with CMOS technology difficulties about the diversities of the holes and electrons mobility are not concerned since the hole and electrons are relocated through a ballistic movement in carbon tube. In this paper we present two high speed Full Adders which

In this paper we present two high speed Full Adders which have been designed based on majority not function using CNFET technology. In the prototype we have used nine capacitors and six transistors and in the second type we have reduced the number of the capacitors to six .we simulate both of the proposed designs with HSPICE based on 32nm-CNFET technology at 0.6V and 0.9V and compare delay, power consumption and power-delay product parameters with [1] and [2] which are the highperformance and low-power CNFET-based Full Adders, previously proposed in the literature.

2. CNTFET

Carbon NanoTube Field Effect Transistors (*CNFETs*) use semi conducting single wall carbon nanotube as transistor channel. Two types of *CNFET*, based on connection between *SWCNT* and source/drain of transistor are presented. If a *SWCNT* directly contact to source and drain of transistor, Schottky barrier transistor is created in their junction. The disadvantage of *SBCNFETs* is that I_{on}/I_{off} ratio is low. MOSFET like *CNFET* is another type of *CNFET* which unlike *SBCNFET* exhibit ambipolar behaviors. This type of *CNFET* is doped in un-gated portions and behaves like *MOSFET* transistor. *MOSFET* like *CNFET*s have good characteristic such as; scalability compared to *SBCNFET*, reduced off leakage current and high current in source to channel junction in absence of Schottky barrier [6].

Depending on the angle of atom in tube, *SWCNFET* can act as conductor or semiconductor. This property which is determined with the chirality vector is represented by integer pair (N_1, N_2) . Diameter of *SWCNT* with this vector is calculated using the following formula:

$$D_{CNT} = \frac{\alpha \sqrt{N_1 + N_2 + N_1 N_2}}{\pi}$$
(1)

Where α is the lattice constant equal to 2.49Å.

Threshold voltage is the voltage required to turn transistor on. Threshold voltage of *CNFET* transistors is dependent on diameter of *SWCNT* that is used in channel of transistor [7]. The *CNFET* threshold can be calculated by Eq. (2) below.

$$V_{TH} = \frac{0.42}{D_{CNT}(nm)} \nu \tag{2}$$

Our design is based on *MOSFET*-like *CNFET*, so in this paper we use the term *CNFET* instead of *MOSFET*-like *CNFET*.

3. Previous Works

There are some implementations of various full-adder cell designs in literature which are used for comparison in this paper. In [8] two high speed full adders based on majority function were presented, where *carryout* is implemented by three input majority function. Eq. (3) shows the basic idea behind this design.

$$Cout = \overline{Majority}(a, b, c) \tag{3}$$

Also in their design the *SUM* output, is implemented by means of five input *majority* function. The idea behind this implementation is exhibited in Eq. (4):

$$SUM = \overline{Majority}(a, b, c, \overline{Cout}, \overline{Cout})$$

$$SUM = abc + \overline{Cout}(ab + ac + bc) + \overline{Cout}(a + b + c)$$

$$SUM = abc + \overline{Cout}.Cout + \overline{Cout}(a + b + c)$$

$$SUM = abc + (\overline{ab}.\overline{ac}.\overline{bc})(a + b + c)$$

$$SUM = abc + \overline{abc} + \overline{abc}$$

$$(4)$$

Because there is no difference between producing SUM and Cout and their invert $(\overline{SUM}, \overline{Cout})$, for ease of the implementation and increasing the performance, two *majority* functions were used to produce \overline{SUM} and \overline{Cout} instead of *SUM* and *Cout*. The first design is constructed in two stages.

In the first stage \overline{Cout} is implemented by means of *majority-not* (*minority*) function and in the second stage they utilize 5 input *majority-not* function to implement \overline{SUM} . Two inputs of this five input *majority-not* gate were created by using the first stage output and the other three inputs, similar to first stage, are *a*, *b* and *c*.

First design has two disadvantages:

- 1. Using resistors in its pull up network results in having static power when n-CNFETs are on.
- 2. Non full swing characteristic due to employing resistors.

Their second design overcomes these problems by substituting the pull up resistor with p-CNFET. Second design is slower than the first one because of using p-CNFET in its pull up network, but it consumes less power and has a better PDP compared with the first design. Figure 1 shows second design.



Fig.1 Presented resistor-free full adders in [8]

Another *CNFET* based full adder which is presented in [9] has eight transistors and eight capacitors. The basic idea of these designs is shown in Eq. (5).

 $SUM = Minority(a, b, c, 2 \times Nand(a, b, c), 2 \times Nor(a, b, c))$

$$SUM = \overline{a}\overline{b}c + \overline{a}\overline{b}c + a\overline{b}\overline{c} + abc$$
(5)

Minority function, *Nand* and *Nor* Gate are implemented as presented in figure 2. In order to implement the minority function, an inverter with high- v_{th} for both *NCNFET* and *PCNFET* is used. For implementing *Nand* gate high- v_{th} *NCNFET* and low- v_{th} *PCNFET* and for modeling the *Nor* gate low- v_{th} *NCNFET* and high- v_{th} *PCNFET* are employed. This design has better characteristic compared with [8] in the terms of delay and power delay product, however utilizing eight capacitors influence the performance of the whole circuit as mentioned for the previous design [8]. Figure 3 shows the optimized proposed circuit [9].









Fig.3 Presented full adder in [9]

Nonetheless we propose solutions to the problems of these full adders and our work has good characteristic in terms of speed, delay and power delay product as mentioned in [8] and [9].

4. The proposed Full Adder Cell

The proposed Full Adder cells are implemented by one *Minority*, *Nand* and *Nor* function, based on carbon nanotube technology. For implementing *Nand* gate with high- v_{th} *NMOS* and low- v_{th} *PMOS*, and for *Nor* gate low- v_{th} *NMOS* and high- v_{th} *PMOS* are used, this design also is based on the idea that the *Cout* function is the same as 3-input *majority*, we also achieved *SUM* with using a *minority* gate where its inputs is 3 input *Nand* gate, 3 input *Nor* gate and 3 input majority gate permanently. Followed formula is shown wherethrough a *Nand* and a *Nor* gate with one *Minority* function calculate the *SUM*.

 $SUM = \overline{Majority}(Nand(a,b,c),Nor(a,b,c),Majority(a,b,c))$

SUM = Minority(Nand(a, b, c), Nor(a, b, c), (ab + ac + bc))

$$SUM = \overline{Nand}(a, b, c).\overline{Nor}(a, b, c) + \overline{Nand}(a, b, c).\overline{(ab+ac+bc)}$$
$$+ \overline{Nor}(a, b, c)\overline{(ab+ac+bc)}$$

$$SUM = (abc)(a + b + c) + (abc)(\overline{a}\overline{b} + \overline{a}\overline{c} + \overline{b}\overline{c} + \overline{a}\overline{b}\overline{c})$$
$$+ (a + b + c)(\overline{a}\overline{b} + \overline{a}\overline{c} + \overline{b}\overline{c} + \overline{a}\overline{b}\overline{c})$$

$$SUM = \overline{a}\overline{b}c + \overline{a}\overline{b}c + a\overline{b}\overline{c} + abc \tag{6}$$

Table 1: Truth table of component of proposed circuit presented as

a	b	с	Nand(a,b,	Nor(a,b,c	Majority(a,l	Majority(Na ,b,c),Nor(a,t Majority(a,b	SUM
0	0	0	c)		5, <i>c</i>)	nd(a 5,c),	0
0	0	0	1	1	0	1	0
0	0	1	1	0	0	0	1
0	1	0	1	0	0	0	1
0	1	1	1	0	1	1	0
1	- 0	- 0	1	0	0	0	1
1	0	1	1	0	I	1	0
1	1	0	1	0	1	1	0
1	1	1	0	0	1	0	1



Fig.4 Design I





Fig.5 Design II

SUM is calculated in two steps, in the first step result of 3 input *Nand* and *Nor* gate along with majority outcome is achieved. In last step consequence result of first step used by a 3 input minority gate to obtain slightly result. The *Cout* signal also obtains with a *majority gate*. Figure 4 illustrate the proposed first full adder cell. The path which contain three parallel capacitors c_1 and serial by c_2 capacitor perform role of a three input majority gate. In figure 5 second proposed full adder cell is shown. Unlike the first design, input of *Nand*, *Nor* and c_2 is achieved from same three capacitors.

The proof of rectitude of proposed full adder cell is demonstrated as bellow:

In these equations, $c_i S c_j$ and $c_i P c_j$ denotes the equivalent series and parallel capacitance of c_i and c_j capacitors respectively.



Fig.6 Circuit of proposed full adder

Three inputs are zero:

 $c_1 = c_2 = c_3 = 10 ff$ $c_4 = c_5 = c_6 = 1 ff$

$$if (a = 0, b = 0, c = 0) \Rightarrow \begin{cases} c_1 P c_2 P c_3 \Rightarrow c_{q_1} = c_{q_{c_1, c_2, c_3}} = c_1 + c_2 + c_3 = 30 \, ff \\ Nand = 0.6 \\ Nor = 0.6 \end{cases} c_5 P c_6 \Rightarrow c_{q_2} = c_{q_{c_5, c_6}} = c_5 + c_6 = 2 \, ff \end{cases}$$

$$c_{q_3} = c_{q_1} S c_4 \Rightarrow \frac{1}{c_{q_3}} = \frac{1}{30} + \frac{1}{1} \Rightarrow c_{q_3} = \frac{30}{31} \, ff$$

$$V_2 = \frac{2}{\frac{30}{31} + 2} \times \frac{6}{10} \Rightarrow V_2 = 0.4$$

$$V_{out} = 0.4 \rangle \frac{1}{2} \, vdd \Rightarrow v_{out} = 0 \qquad (7)$$

One of three inputs is one and two other are zero:



Fig.7 Circuit of proposed full adder with low voltage inputs

$$if (a = 0, b = 0, c = 1)$$

$$c_{q_{1}} = c_{1}Pc_{2} = c_{1} + c_{2} = 20 ff$$

$$c_{5}Pc_{6} \Longrightarrow c_{q_{2}} = c_{q_{c_{5},c_{6}}} = c_{5} + c_{6} = 2 ff$$

$$c_{q_{3}} = c_{q_{2}}Sc_{4} \Longrightarrow c_{q_{3}} = \frac{2}{3} ff$$

$$c_{q_{4}} = c_{q_{3}}Pc_{q_{1}} \Longrightarrow C_{q_{4}} = 20 + \frac{2}{3} = \frac{62}{3} ff$$

$$v_{1} = \frac{10}{\frac{62}{3} + 10} \times \frac{6}{10} \Longrightarrow v_{1} = 0.06$$

$$v_{2} = \frac{1}{2 + 1} \times \frac{6}{100} \Longrightarrow v_{2} = 0.006$$
(8)

In second situation

$$c_{q_2} = c_3 P c_{q_1} \Longrightarrow c_{q_2} = 30 ff$$
$$c_{q_3} = c_{q_2} S c_4 \Longrightarrow c_{q_3} = \frac{30}{31} ff$$

$$c_{q_{4}} = c_{q_{3}} P c_{6} \Longrightarrow c_{q_{4}} = \frac{61}{31} ff$$

$$v_{2} = \frac{1}{\frac{61}{31} + 1} \times \frac{6}{10} \Longrightarrow v_{2} = \frac{186}{920}$$
(9)

Super potion:

$$v_{2} = \frac{186}{920} + \frac{6}{100} \langle \frac{1}{2} v dd \Rightarrow v_{out} = 1$$
(10)



Fig. 8 Circuit of proposed full adder with only one high voltage input

$$if (a = 0, b = 1, c = 1)$$

$$c_{q_1} = c_2 P c_3 \Longrightarrow c_{q_1} = 20 ff \qquad (11)$$

Based on superposition property: In first situation,

$$c_{q_{2}} = c_{5} P c_{6} \Longrightarrow c_{q_{2}} = 2 f f$$

$$c_{q_{3}} = c_{4} S c_{q_{2}} \Longrightarrow c_{q_{3}} = \frac{2}{3} f f$$

$$c_{q_{4}} = c_{q_{3}} S c_{1} \Longrightarrow c_{q_{4}} = \frac{10}{16} f f$$

$$v_{1} = \frac{20}{\frac{10}{16} + 20} \times \frac{6}{10} \Longrightarrow v_{1} = 0.581$$

$$v_{2} = \frac{1}{1+2} \times 0.581 \Longrightarrow v_{2} = 0.193$$
(12)

In second situation

$$c_{q_2} = c_1 P c_{q_2} \Longrightarrow c_{q_2} = 30 \, \text{ff}$$

$$c_{q_2} = c_4 S c_{q_2} \Longrightarrow c_{q_3} = \frac{30}{31} \, \text{ff}$$

$$c_{q_4} = c_{q_2} P c_5 \Longrightarrow c_{q_4} = \frac{61}{31} \, \text{ff}$$

$$v_2 = \frac{1}{\frac{61}{31} + 1} \times \frac{6}{10} \Rightarrow v_2 = 0.202$$
 (13)

Based on superposition property

$$v_2 = 0.202 + 0.193 \rangle \frac{1}{2} v dd \Longrightarrow v_{out} = 0$$
(14)

And three inputs are on:

$$if (a = 0.6, b = 0.6, c = 0.6) \Rightarrow \begin{cases} c_{q_1} = c_1 P c_2 P c_3 \Rightarrow c_{q_1} = 30 \, ff \\ Nand = 0 \\ Nor = 0 \end{cases} \Rightarrow c_{q_2} = c_3 P c_6 \Rightarrow c_{q_2} = 2 \, ff \\ c_{q_3} = c_{q_1} S c_4 \Rightarrow c_{q_3} = \frac{30}{31} \, ff \\ v_2 = \frac{\frac{30}{31}}{\frac{30}{31} + 2} + \frac{6}{10} \Rightarrow v_2 = 0.195 \\ v_2 = 0.195 \langle \frac{1}{2} v dd \Rightarrow v_{out} = 1 \end{cases}$$
(15)

6. Simulation and comparison

A compact model of CNFETs based circuit simulation has been presented in [10]. In this model MOS-CNFET device is implemented in three levels. In the first level the intrinsic behavior of MOS-CNFET has been modeled, in second level the non-idealities of device have been included and finally in the third level multiple CNTs for each MOS-CNFET device are acceptable. In this paper third level is used for simulation the CNFET based circuit. Supply voltage 0.6 and 0.9 in two frequencies 100 and 250 MHz are used for simulating all of the circuit at room temperature. Because in [9] the carry-out was generated as *Cout* and in [8] both of the *SUM* and *Cout* were generated as \overline{SUM} and \overline{Cout} , for fair comparison, inverters are attached to these circuit. It has been a common practice to treat the full-adder cell as a standalone cell in simulation [11-14]. It is also not unusual that the full-adder cells which perform well in standalone situation, fail upon actual deployment because of the lack of driving power. This is because full-adder cells are normally cascaded to form a useful arithmetic circuit. Therefore, the full-adder cells must possess sufficient drivability to provide the next cell [15]. All the required input-pattern-to-input-pattern transitions are included in the test patterns. The power



consumption and delay are measured for the third cell. Comparison of full adders is discussed below in three subsection; delay, power, PDP.

6.1 Delay comparison: For each transition, delay is measured from 50% of the input voltage swing to 50% of the output voltage swing. The maximum delay is taken as the cell delay. Our design has short critical path for generating Sum and COUT and has the smallest delay among the existing full adder. Table IV depicts the full adder cells delay in 0.6 and 0.9 v voltages and in two frequencies, 100 and 250MHz.

Table 2: Delay comparison of full adder cells

Delay	Frequency 100		Frequency 250		
Design\Voltage	.6	.9	.6	.9	
[8]	2.99E-10	1.05E-10	2.74E-10	1.02E-10	
[9]	1.52E-10	3.13E-11	1.52E-10	1.52E-10	
Design I	4.88E-10	2.41E-10	4.83E-10	2.41E-10	
Design II	2.05E-10	1.25E-10	2.03E-10	1.25E-10	

6.2 Power comparison: The average power dissipation has been evaluated by applying casual pattern. Also no short-circuit current occur during the -operation of the circuit. Table V shows power consumption of full adder cells in 0.6 and 0.9 v voltages and in two frequencies, 100 and 250MHz.

Power comparison	Freque	ncy 100	Frequency 250		
Design\Voltage	.6	.9	.6	.9	
[8]	9.74E-07	1.85E-05	1.15E-06	2.08E-05	
[9]	1.94E-06	4.67E-05	1.94E-06	2.22E-05	
Design I	1.50E-06	9.60E-06	1.73E-06	9.60E-06	
Design II	1.02E-06	2.49E-05	1.20E-06	2.53E-05	

Table 3: Power comparison of full adder cells

6.3 Power-Delay-Product comparison: The PDP is a quantitative measure of the efficiency and a compromise between power dissipation and speed. PDP is particularly important when low power operation is needed. Table VI present PDP of full adder cells in 0.6 and 0.9 v voltage and in two frequencies, 100 and 250 MHz.

Table 4:	Power-Delay	y-Product	comparison	of full	adder	cells
----------	-------------	-----------	------------	---------	-------	-------

Power-Delay- Product comparison	Frequency 100		Frequency 250		
Design\Voltage	.6	.9	.6	.9	
[8]	7.33E-16	1.95E-15	3.14E-16	2.13E-15	
[9]	2.95E-16	1.46E-15	2.95E-16	3.38E-16	
Design I	7.34E-16	2.31E-15	8.34E-16	2.31E-15	
Design II	2.10E-16	3.10E-15	2.44E-16	3.15E-15	

7. Conclusion

This paper presented a new improved design of full adder cell with considerable improvement in power and delay, compared to the latest design of full adder cell in 4 different states that made by two different frequencies and to different supply mode. The number of transistor of presented full adder not only reduced number of transistors that were employed in full adder cell but also improve the size of adder and multiplayer cell in VLSI design.

References

- [1] M. H. Moaiyeri, A. Doostaregan and K. Navi, "Design of Energy-Efficient and Robust Ternary Circuits for Nanotechnology", IET Circuits, Devices & Systems, Vol. 5, No. 4, 2011, pp. 285–296.
- [2] K. Navi, M. H. Moaiyeri, R. Faghih Mirzaee, O. Hashemipour, and B. Mazloom Nezhad, "Two new lowpower full adders based on majority-not gates," Elsevier, Microelectronics Journal, Vol. 40, No. 1, 2009, pp. 126-130.
- [3] M. Alioto, G. Palumbo, Analysis and comparison of the full adder block, IEEE Trans. VLSI 10 (6), 2002, pp. 806–823.
- [4] M. H. Moaiyeri, R. Faghih Mirzaee, and K. Navi, "Two new low-power and high-performance full adders", Journal of Computers, Vol. 4, No. 2, 2009, pp. 119-126.
- [5] M. A. Tehrani, F. Safaei, M. H. Moaiyeri, K. Navi, "Design and Implementation of Multi-Stage Interconnection Networks Using Quantum-Dot Cellular Automata", Elsevier, Microelectronics Journal, Vol. 42, No. 6, 2011, pp. 913-922.
- [6] A. Roychowdhury, K. Roy, "Carbon-Nanotube-Based Voltage-Mode Multiple-Valued Logic Design" IEEE Trans. nanotechnology, Vol.4 No. 2, 2005, pp. 168-179.
- [7] A. Lin, N. Patil, K. Ryu, A. Badmaev, L.G. De Arco, C. Chongwu, S. Mitra, H-S Philip Wong, "Threshold Voltage and On-Of Ratio Tuning for Multiple-Tue Carbon Nanotube FETs" IEEE Trans. Nanotechnology, Vol. 8, NO. 1, 2009, pp. 4-9.
- [8] K. Navi, A. Momeni, F. Sharifi, P. keshavarzian, "Two Novel Ultra High Speed Carbon Nanotube Full-Adder Cells" IEICE Electronics Express, Vol.6, No.19, 2009, pp 1395-140.
- [9] K. Navi, M. Rashtian, A. Khatir, P. Keshavarzian, O. Hashemipour, "High Speed Capacitor-Inverter based Carbon Nanotube Full Adder" Nanoscale Ress Lett, Vol. 5, 2010, pp.859-862.
- [10] J. Deng, H.-S Philip Wong, "A Compact SPICE Model for Carbon Nanotube Field Effect Transistors Including Non-Idealities and Its Application — Part II: Full Device Model and Circuit Performance Benchmarking" IEEE Trans. Electron Devices, Vol. 54 No. 12, 2007, pp. 3195-3205.
- [11] N. Zhuang, H.Wu, A new design of the CMOS full-adder, IEEE Journal of Solid- State Circuits 27, 1992, pp. 840–844.
- [12] D. Radhakrishnan, Low-voltage low-power CMOS fulladder, IEE Proceedings. Circuits, Devices and Systems 148 (1), 2001 February, pp. 19–24.



- [13] M. Vesterbacka, A 14-transistor CMOS full-adder with full voltage swing nodes, In: Proceedings of the IEEE Workshop on Signal Processing Systems, October 1999, pp. 713–722.
- [14] H.T. Bui, Y. Wang, Y. Jiang, Design and analysis of lowpower 10-transistor full-adders using novel XOR-XNOR gates, IEEE Transactions on Circuits and Systems. Part II: Analog and Digital Signal Processing 49 (1), 2002, pp. 25– 30.
- [15] A. Shams, T. Darwish, M. Bayoumi, Performance analysis of low power 1-bit CMOS full-adder cells, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 10 (1), 2002,pp. 20–29.

Arezoo Taeb received her B.Sc. degree in computer engineering from Islamic Azad University, Khoy, Iran, in 2009. She's M.Sc. student in Computer System Architecture at Science and Research University branch of IAU, Tehran, Iran. Her current research interests include low-power and high performance VLSI designs and computer arithmetic.

Keivan Navi received the B.Sc. and M.Sc. degrees in computer hardware engineering from Beheshti University, Tehran, Iran, in 1987 and Sharif University of Technology, Tehran, Iran, in 1990, respectively. He also received the Ph.D. degree in computer architecture from Paris XI University, Paris, France, in 1995. He is currently Associate Professor in faculty of electrical and computer engineering of Beheshti University. His research interests include VLSI design, single electron transistors (SET), carbon nano tube, computer arithmetic, interconnection network and quantum computing. He has published over 70 ISI and research journal papers and over 70 IEEE, international and national conference paper.

Mohammadreza Taheri received B.Sc. degree in hardware engineering from Isfahan University, Iran, in 2007, and the M.Sc. degree at the Science and Research University branch of IAU, Tehran, Iran, in 2011 in computer system architecture. He is currently research assistance in Microelectronic Laboratory of Shahid Beheshti University, Tehran, Iran. His research interests include Cryptography, Computer Arithmetic with emphasis on Residue Number System and VLSI modeling and design of ultralow power arithmetic circuits.

Ali Zakerolhoseini received the BSc degree from university of Coventry, UK, in 1985, MSc from the Bradford University, UK, in 1987, and PhD degree in Fast transforms from the University of Kent, UK, in 1998. He is currently been an assistant professor in the department of Electrical and Computer Engineering at Shahid Beheshti University, Iran. His research focuses on Reconfigurable device and multi classifiers. His current research interests are Data Security, Cryptography, Reconfigurable Computing and Computer Architecture.