

Static Noise Margin Analysis of SRAM Cell for High Speed Application

Debasis Mukherjee¹, Hemanta Kr. Mondal² and B.V.R. Reddy³

¹ E&CE, SPSU and USIT, GGSIPU
Udaipur, 313601 and Delhi, 110006, India

² Freescale Semiconductor
Noida, 201301, India

³ USIT, GGSIPU
Delhi, 110006, India

Abstract

This paper presents the different types of analysis such as noise, voltage, read margin and write margin of Static Random Access Memory (SRAM) cell for high-speed application. The design is based upon the 0.18 μm CMOS process technology. Static Noise Margin (SNM) is the most important parameter for memory design. SNM, which affects both read and write margin, is related to the threshold voltages of the NMOS and PMOS devices of the SRAM cell that is why we have analyzed SNM with the Read Margin, Write Margin and also the Threshold voltage. For demand of the high-speed application of the SRAM cell operation, supply voltage scaling is often used that is why we have done Data Retention Voltage. We took different types of curve by which straightforwardly we could analyse the size of the transistor of the SRAM cell for high-speed application.

Keywords: *Static Noise Margin, SRAM, VLSI, CMOS.*

1. Introduction

This paper is to introduce how the speed of the SRAM cell depends on the different types of noise analysis. Both cell ratio and pull-up ratio are important parameters because these are the only parameters in the hand of the design engineer [1]. Technology is getting more complex day by day. Presently in industry, 32 nm CMOS process technology is used. So it should be carefully selected in the design of the memory cell. There are number of design criteria that must be taken into the consideration. The two basic criteria which we have taken such as one is the data read operation should not be destructive and another one is static noise margin should be in the acceptable range [3]. For demand of the high speed SRAM cell operation, supply voltage scaling is often used. Therefore, the

analysis of SRAM read/write margin is essential for high speed SRAMs.

A key insight of this paper is that we can analyze different types of noise margin for high speed SRAM cell. We evaluate the different of curve with respect to the all of them. And finally we can conclude how the different type of noise margin affects the speed of the SRAM cell.

We first reviewed existing approaches for static noise margin, data retention voltage, read margin and write margin. Then we have done the comparison of all of them with different aspects.

2. Static Noise Margin

In this section, first we introduce existing static approach that is butterfly method for measuring static noise margin [1]. Static noise margin of the SRAM cell depends on the cell ratio (CR), supply voltage and also pull up ratio. For stability of the SRAM cell, good SNM is required that is depends on the value of the cell ratio, pull up ratio and also for supply voltage. Driver transistor is responsible for 70 % value of the SNM [3].

Cell ratio is the ratio between sizes of the driver transistor to the load transistor during the read operation [1]. Pull up ratio is also nothing but a ratio between sizes of the load transistor to the access transistor during write operation [1]. The basic circuit of SRAM cell is shown in given below as figure 1.

$CR = (W1/L1) / (W5/L5)$ (During Read Operation)
 $PR = (W4/L4) / (W6/L6)$ (During Write Operation)




Fig. 1 Circuit for basic SRAM cell [1].

SNM, which affects both read margin and write margin, is related to the threshold voltages of the NMOS and PMOS devices in SRAM cells [3]. Typically, to increase the SNM, the threshold voltages of the NMOS and PMOS devices need to be increased. However, the increase in threshold voltage of PMOS and NMOS devices is limited. The reason is that SRAM cells with MOS devices having too high threshold voltages are difficult to operate; as it is hard to flip the operation of MOS devices.

Changing the Cell Ratio, we got different speed of SRAM cell. If cell ratio increases, then size of the driver transistor also increases, for hence current also increases. As current is an increase, the speed of the SRAM cell also increases. By changing the Cell ratio we got corresponding SNM. For different values of CR, we got different values of SNM in different technology of SRAM cell. This is same for DRV vs. SNM.

Adobe Photoshop CS3 tool was used for rotation purpose. We have done this project by Tanner 13.1 version tool. Practically we can't get butterfly structure that is why we rotated the graph according to x-y coordinates. Finally we got butterfly structure as shown in figure 2a. Since by knowing the diagonals of the maximum embedded squares we can calculate the sides. The squares have maximum size when the lengths of their diagonal D1 and D2 are maximum; the extremes of this curve correspond to the diagonals of the maximum embedded squares.




Fig. 2a Circuit for two cross couple inverter with BL and BLB [1].

Fig. 2b Circuit for the calculation of SNM after rotation [1].

3. Data Retention Voltage

Data Retention Voltage (V_{dr}): Min. power supply voltage to retain high node data in the standby mode [1]. There are two nodes (q and qb) of the SRAM cell for storing value either 0 or 1. Then decrease the power supply voltage until the flip the state of SRAM cell or content of the SRAM cell remain constant. V_{dd} scales down to DRV, the Voltage Transfer Curves (VTC) of the internal inverters degrade to such a level that Static Noise Margin (SNM) of the SRAM cell reduces to zero.

If $Q=1$, $Q'=0$, it is changes the value of $Q=0$, $Q'=1$ after decreasing the value of the power supply voltage. Data retention voltage should be greater than threshold voltage. We took the value of power supply voltage upto 0.6V then it is change the state of cell. We know, minimum power supply voltage to retain high node data in the standby mode: $V_{dr}=V_{dd}=0.6V$ for 180 nm Technology that is data retention voltage.




Fig. 3 VTC of SRAM cell during DRV calculation[1].

4. Write Margin

Write margin is defined as the minimum bit line voltage required to flip the state of an SRAM cell [1]. The write margin value and variation is a function of the cell design, SRAM array size and process variation.

Already five existing static approaches for measuring write margin are available [5]. First we calculated write margin by the existing bl sweeping method then we compared that with Static Noise Margin.

Write margin is directly proportional to the pull up ratio. Write margin increases with the increases value of the pull up ratio. So carefully you have to design SRAM cell inverters before calculating the write margin of SRAM cell during write operation. Pull up ratio also fully depends on the size of the transistor.




Fig. 4a VTC of SRAM cell to get write margin calculation by the BL sweeping method [5].

5. Read Margin

Based on the VTCs, we define the read margin to characterize the SRAM cell's read stability. We calculate the read margin based on the transistor's current model [7]. Experimental results show that the read margin accurately captures the SRAM's read stability as a function of the transistor's threshold voltage and the power supply voltage variations. Below fig.4c shows the read margin of the SRAM cell during read operation.




Fig. 4b Shows the read margin [7].

Read margin is directly proportional to the cell ratio. Read margin increases with the increase in value of the pull up ratio. So carefully you have to design SRAM cell inverters before calculating the read margin of SRAM cell during read operation. Pull up ratio also fully depends on the size of the transistor. The process of analysis of read margin is same as the analysis of static noise margin.

6. Simulation Results and Discussion

Some important results that are observed from simulation of the schematic designed in S-Edit are summarized below:

The cell ratio and the pull up ratio of the SRAM cell are given below:

$$CR = (W1/L1) / (W5/L5) = 1 \text{ (During Read Operation)}$$

$$PR = (W4/L4) / (W6/L6) = 3 \text{ (During Write Operation)}$$

The range cell ratio and pull-up ratio should be in 1-2.5 and 3-4 respectively otherwise data will be destroy.

SNM calculation: We have done the SNM calculation by this way with respect of above figure:

$$\text{Side of the Maximum Square} = A = 0.209V = 209 \text{ mV,}$$

$$\text{Lengths of diagonal of Square (D)} = \sqrt{2} * \text{One side of the Square} = \sqrt{2} * 209, \text{ SNM} = D / \sqrt{2} = \sqrt{2} * 209 / \sqrt{2}, \text{ So SNM} = \text{One of the side} = A = 209 \text{ mV.}$$

We have taken of cell ratio vs. static noise margin, then the value of static noise margin increases with the increase of cell ratio of the SRAM cell in 180 nm technology. If the value of the driver transistor is increased then CR is increased. For hence current is increased then speed is also increased.

Table 1: CR vs. SNM

Technology (nm)	CR	SNM(mV)
180 nm	0.8	205
	1.0	209
	1.2	214
	1.4	218
	1.6	223




Fig. 5a The graphical representation of CR vs. SNM of the SRAM cell.

The above graph shows SNM increases when CR increases. CR increases means the size of driver transistor increases.

Data Retention Voltage also effects on the SNM of the SRAM cell. It is important parameter for the saving supply voltage. SNM decreases with the decrease in value of the data retention voltage. Data Retention Voltage should be greater than threshold voltage. Data Retention Voltage is greater than the threshold voltage is shown below:

Table 2: DRV vs. SNM

Technology	DRV(V)	SNM(mV)
180nm	1.8	200
	1.6	195
	1.4	191
	1.2	188
	1.0	184
	0.8	180
	0.6	178




Fig. 5b The graphical representation of DRV vs. SNM of the SRAM cell.

The above graph shows SNM increases when DRV increases. DRV decreases means the voltage also decreases but content of the SRM cell is remaining constant.

Below table shows the read margin vs. SNM. We observed that both read margin and SNM are proportional with respect to the CR.

Table 3: Read Margin vs. SNM

Technology	CR	Read Margin	SNM (mV)
180nm	1.0	0.393	205
	1.2	0.398	209
	1.4	0.401	214
	1.6	0.404	218
	1.8	0.407	223
	2.0	0.409	225




Fig. 5c

The graphical representation of Read Margin vs. SNM of the SRAM cell

The above graph shows SNM increases when read margin increases and read margin increases means the read operation of the SRAM cell will be too good.

Below table shows the write margin vs. SNM. We observed that both write margin and SNM are proportional with respect to the PR.

Table 3: Write Margin vs. SNM

Technology	PR	Write margin	SNM(mV)
180 nm	3.0	0.487	210
	3.2	0.489	213
	3.4	0.491	217
	3.6	0.493	221
	3.8	0.496	223
	4.0	0.498	227




Fig. 5d The graphical representation of Write Margin vs. SNM of the SRAM cell

The above graph shows SNM increases when write margin increases. Write margin increases means the write operation of the SRAM cell will be too good.

Below table shows the threshold voltage vs. SNM. We observed that if the threshold voltage increases the value of the SNM also increases.

Table 4: Threshold Voltage vs. SNM

Technology	Threshold Voltage SNM	SNM (mV)
180 nm	PMOS: -0.3948389 NMOS: 0.3948389	200
	PMOS: -0.6 NMOS: 0.6	205
	PMOS: -0.8 NMOS: 0.8	209
	PMOS: -1.0 NMOS: 1.0	214
	PMOS: -1.2 NMOS: 1.2	218




Fig. 5e The graphical representation of threshold voltage vs. SNM of the SRAM cell

The above graph shows SNM is increases when threshold voltage is increases.

7. Conclusion

In this paper, we have analysed Static Noise Margin and then we have compared Static Noise Margin with the Data Retention Voltage, Write Margin, Read Margin and also threshold voltage during read/write operation. We have analysed both read margin for read ability and write margin for SRAM write ability with the Static Noise Margin. Static Noise Margin affects both read margin and write margin. Both read margin and write margin depends on the pull up ratio and cell ratio respectively. The range of cell ratio should be 1 to 2.5 and also in case of pull up ratio, the W/L ratio of load transistor should be greater than the 3-4 times of the access transistor.

This project is based on the reliability of SRAM circuits and systems. We considered that the four major parameters (SNM, DRV, RM and WM) of SRAM cell. Finally, we can say that different types of analysis are directly proportional to the size of the transistor.

Acknowledgment

Debasis Mukherjee is very much thankful to Mr. Peeyush Kumar Tripathi of Intel Corporation, Bangalore, India for his help and support.

References

- [1] Andrei Pavlov & Manoj Sachdev, "CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies". Intel Corporation, University of Waterloo, 2008 Springer Science and Business Media B.V., pp:1-202.
- [2] Ohbayashi, S. Yabuuchi, M. Nii, K. Tsukamoto, Y. Imaoka, S. Oda, Y. Yoshihara, T. Igarashi, M. Takeuchi, M. Kawashima, H. Yamaguchi, Y. Tsukamoto, K. Inuishi, M. Makino, H. Ishibashi, K. Shinohara, H.; "A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability With Read and Write Operation Stabilizing Circuits" *IEEE J. Solid-State Circuits*, vol. 42, issue 4, pp. 820-829, April 2007.
- [3] A. P. Chandrakasan et al., "Low-power CMOS digital design," *IEEE Journal of Solid-state Circuits*, Vol. 27, pp. 473-484, Apr. 1992.
- [4] H. Pilo et al., "An 833MHz 1.5W 18Mb CMOS SRAM with 1.67 Gb/s/pin," *Proc. IEEEISSCC*, pp. 266-267, 2000. T. Uetake et al., "A 1.0 ns access 770MHz 36Kb SRAM Macro," *Dig. Symp. VLSI Circuits*, pp. 109-110, 1999.
- [5] Sleepy Stack: "A New Approach to Low Power VLSI Logic and Memory", Jun Cheol Park.
- [6] Jiajing Wang, Satyanand Nalam, and Benton H. Calhoun, "Analyzing Static and Dynamic Write Margin for Nanometer SRAMs", Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA 22904, USA {jw4pg, svn2u, calhoun}@virginia.edu.
- [7] Janm Rabaey, Anantha Chandakasan, Borivoje Nikolic. "Digital Integrated Circuits".second edition.
- [8] Zheng Guo, Andrew Carlson, Liang-Teck Pang, Kenneth Duong, Tsu-Jae King Liu, Borivoje Nikolic., "Large-Scale Read/Write Margin Measurement in 45nm CMOS SRAM Arrays", *Department of Electrical Engineering and Computer Sciences*, University of California, Berkeley, CA 94720, USA.
- [9] Arash Azizi Mazreah, Mohammad T. Manzuri Shalmani, Hamid Barati, Ali Barati, and Ali Sarchami., "A Low Power SRAM Base on Novel Word-Line Decoding", *World Academy of Science, Engineering and Technology* 39 2008
- [10] Saibal Mukhopadhyay, Hamid Mahmoodi, and Kaushik Roy., "Statistical Design and Optimization of SRAM Cell for Yield Enhancement", *Dept. of Electrical and Computer Engineering*, Purdue University, West Lafayette, IN-47907, USA.
- [11] Mamatha Samson, "Performance Analysis of Dual Vt Asymmetric SRAM -Effect of Process Induced Vt Variations", *Center for VLSI and Embedded System Technologies Department*, International Institute of Information and Technology, Hyderabad, India.
- [12] Arash Azizi Mazreah, Mohammad T. Manzuri Shalmani, Hamid Barati, and Ali Barati., "A Novel Four-Transistor SRAM Cell with Low Dynamic Power Consumption", *World Academy of Science, Engineering and Technology* 39, 2008

- [13] Kiyoo Itoh, "VLSI Memory Chip Design," *Springer-Verlag Berlin Heidelberg* New York, p.p. 110, 2001.
- [14] B. S. Amrutur and M. A. Horowitz, "A replica technique for wordline and sense control in low-power SRAM's," *IEEE Journal of Solid-state Circuits*, Vol. 33, No. 8, pp. 1208-1218, August 1998.
- [15] Tegze P. Haraszti, Microcirc Associates "CMOS Memory Circuits", kluwer academic publishers New York, boston , dordrecht, London, Moscow. Pages 238-239.
- [16] Sung-Mo Kang, Yusuf Leblebici,, "*CMOS DIGITAL INTEGRATED CIRCUITS*", Analysis and Design, McGraw-Hill International Editions, Boston, 2nd Edition, 1999.

Debasis Mukherjee was born on 20/08/1980. is Pursuing Ph.D. from USIT, GGSIPU, Delhi, India from 2010. He received the M.Tech. degree in VLSI Design from CDAC Noida in 2008 and bachelor degree in Electronics and Instrumentation Engineering from BUIE, Bankura, West Bengal, India in 2003. He has about 2.5 years of experience in teaching and 3 years of experience in Industry. He achieved first place in district in "Science Talent Search Test" 1991. He has two publications of repute in IEEE xplore and two in international conferences. He is life time member of ISTE and annual member of VSI.

Hemanta Kr. Mondal received the M. Tech. degree in VLSI Design from CDAC Noida in 2010 and bachelor degree in Electronics and Communication Engineering from Bengal College of Engineering and Technology in 2007. He worked in NPL, Delhi in summer, 2010. Since July 2010, he is verification Engineer in VLSI Design at Freescale Semiconductor India Pvt. Ltd.

B.V.Ramana Reddy is Dean of USIT, GGSIPU, Delhi, India. He obtained his ME and Ph. D (ECE) degrees during 1991 and 1998 respectively. He has about 20 years of experience in teaching and research. Before joining GGSIPU, he served as Asstt. Professor at NIT Hamirpur. He has about 20 publications in journals and International Conferences to his credit. He is a Fellow of IETE and a member of other professional bodies such as IE, IEEE, ISTE and SEMCEI. He has guided few scholars leading to M. Tech and Ph.D's.